

FIG. 2 PRIOR ART




FIG. 3 PRIOR ART




FIG. 4 PRIOR ART




FIG. 5 PRIOR ART






FIG. 6 PRIOR ART





F I G. 9

TYPES	MNEMONIC	OPERATION
	ADD R(S1), R(S2), R(D)	R(S1)+R(S2)→R(D)
	SUB //	$R(S1)-R(S2)\rightarrow R(D)$
Z	AND "	STORE LOGICAL PRODUCT OF EACH BITS OF R(S1), R(S2) IN R(D)
INSTRUCTION	OR "	STORE LOGICAL SUM OF EACH BITS OF R(S1). R(S2) IN R(D)
INSTE	EOR "	STORE EXCLUSIVE OR OF EACH BITS OF R(S1), R(S2) IN R(D)
BASIC	NOT R(S1), R(D)	STORE LOGICAL NOT OF EACH BIT OF R(S1) IN R(D)
ω	SFT R(S1), R(S2), R(D)	SHIFT R(S1) BY BIT NUMBER INDICATED BY R(S2) AND STORE IN R(D)
	NOP	DO NOTHING
7	BRA d	PC+d→PC
SH SUCTION	BRAcc d	
BRANCH	CALL d	$PC \rightarrow R(O)$, $PC + d \rightarrow PC$
<u> </u>	RTN d	R(O)→ PC
CTION	STOR R(S1), R(S2)	WRITE R(S1) IN MEMORY POINTED BY R(S2)
LOAD STORE INSTRU	LOAD R(S1), R(D)	WRITE DATA OF MEMORY POINTED BY R(S1) IN R(D)

FIG. 10




FIG. 11




FIG. 12








FIG. 13












FIG. 19





FIG. 20






FIG. 22

FIR	ST INSTRUCT	ION	SEC	OND IN	STRUCT	ΓΙΟΝ
SFT	R(1), R(2),	R(3)	ADD	R(4),	R(5),	R(6)
SFT	R(7), R(8),	R(9)	SFT	R(10),	R(II),	R(12)
ADD	R(14), R(15),	R(16)	ADD	R(17),	R(18),	R(19)
	1					
SFT	R(1), R(2),	R(3)	ADD	R(4),	R(5),	R(6)
SFT	R(7), R(8),	R(9)	NOP			
SFT	R(10), R(11),	R(12)	NOP			
ADD	R(14), R(15),	R(16)	ADD	R(17),	R(18),	R(19)
	SFT ADD SFT SFT SFT	SFT R(1), R(2), SFT R(7), R(8), ADD R(14), R(15), ↓ SFT R(1), R(2), SFT R(7), R(8), SFT R(10), R(11),	SFT R(1), R(2), R(3) SFT R(7), R(8), R(9) ADD R(14), R(15), R(16) ↓ SFT R(1), R(2), R(3) SFT R(7), R(8), R(9) SFT R(10), R(11), R(12)	SFT R(1), R(2), R(3) ADD SFT R(7), R(8), R(9) SFT ADD R(14), R(15), R(16) ADD ↓ SFT R(1), R(2), R(3) ADD SFT R(7), R(8), R(9) NOP	SFT R(1), R(2), R(3) ADD R(4), SFT R(7), R(8), R(9) SFT R(10), ADD R(14), R(15), R(16) ADD R(17), ↓ SFT R(1), R(2), R(3) ADD R(4), SFT R(7), R(8), R(9) NOP SFT R(10), R(11), R(12) NOP	SFT R(7), R(8), R(9) SFT R(10), R(11), ADD R(14), R(15), R(16) ADD R(17), R(18), SFT R(1), R(2), R(3) ADD R(4), R(5), SFT R(7), R(8), R(9) NOP SFT R(10), R(11), R(12) NOP

FIG. 23

ADDRESS								
0	SFT	R(1),	R(2),	R(3)	ADD	R(4),	R(5),	R(6)
2	SFT	R(7),	R(8),	R(9)	NOP			
4	SFT	R(10),	R(11),	R(12)	NOP			
6	ADD	R(14),	R(15),	R(16)	ADD	R(17),	R(18),	R(19)

FIG. 24

ADDRESS	FIRST INSTRUCTION				SECO	OND INS	STRUCT	ION	
0	ADD	R(1),	R(2),	R(3)		ADD	R(4),	R(5),	R(6)
2	LOAD	R(3),	R(10)			LOAD	R(6),	R(11)	
4	ADD	R(5),	R(2),	R(3)		ADD	R(4),	R(I),	R(6)
					Ω				
PC	FIR	ST INS	TRUCT	ION		SECO	OND INS	STRUCT	ION
0	ADD	R(1),	R(2),	R(3)		ADD	R(4),	R(5),	R(6)
2	LOAD	R(3),	R(10)			NOP			
3	LOAD	R(6),	R(II)			NOP			
4	ADD	R(5),	R(2),	R(3)		ADD	R(4),	R(1),	R(6)

FIG. 25

ADDRESS	FIR	ST INS	TRUCT	ION		SEC	COND INS	STRUCT	ION
0	ADD	R(1),	R(2),	R(3)		ADD	R(4),	R(5),	R(6)
2	ADD	R(1),	R(5),	R(8)		ADD	R(8),	R(9),	R(10)
4	ADD	R(12),	R(13),	R(14)		ADD	R(I5),	R(16),	R(17)
					Ω				
PC	FIF	RST INS	TRUCT	ION		SEC	COND IN	STRUCT	TION
PC O		RST INS R(I),					COND IN: R(4),		
		R(I),		R(3)					
0	ADD	R(I), R(I),	R(2),	R(3) R(8)		ADD			
0 2	ADD ADD	R(I), R(I), R(8),	R(2), R(5), R(9),	R(3) R(8) R(10)		ADD NOP NOP		R(5),	R(6)

FIG. 26




FIG. 27

CONFLICT BIT	LSB OF PC	FIRST INSTRUCTION SIGNAL 115	SECOND INSTRUCTION SIGNAL 117
0	0	FIRST INSTRUCTION	SECOND INSTRUCTION
0	ı	NOP	SECOND INSTRUCTION
	0	FIRST INSTRUCTION	NOP
I	1	SECOND INSTRUCTION	NOP




FIG. 29

,; • ć,· · <u>·</u>




FIG. 30




FIG. 31A PRIOR ART







FIG. 31B

INSTRUCTION 1	INSTRUCTION 2	/ INTERRUPT
INSTRUCTION 3	INSTRUCTION 4	ALLOWED







5...

